Abstract-This paper presents the implementation of a multi-user chaos-based communication system in DSP (digital signal processor) technology. The system is based on the chaotic phase shift keying (CPSK) digital modulation scheme, where chaotic signals are used as the spreading sequences of a CDMA (code division multiple access) system.
characteristics were measured in the presence of additive white Gaussian noise (AWGN). A further aim of this project was to determine the maximum number of users and speed of operation that are achievable on the DSP hardware platform.
The paper is structured in the following way. Firstly, an overview of the theory behind multiuser digital communication systems and chaosbased communications is given. This is followed by a discussion of the issues that arise in a hardware implementation for the chaos-based system.
The design of the implemented transceiver is then described, along with the details of the testing employed in the evaluation of the system. Finally, the results of the performance analysis undertaken are presented and discussed.
II. THEORETICAL BACKGROUND
The fundamental purpose of a communication system is to transmit information-bearing signals from a sender to a receiver. In a digital communication system, the sender's message is converted to a physical signal at the transmitter by encoding it with a basis signal. This process of modulation prepares the message for transmission over an analog communication channel. The transmitted signal is then picked up by the receiver, which recovers the original message by decoding the received signal [5] .
Noise and distortion in the channel corrupt the transmitted signal, so the message recovered by the receiver is an estimate of the original message. The bit error rate (BER) measure is used to evaluate the performance of a digital communication system.
It represents the probability of bit error and is given by the proportion of the original message bits which are erroneously decoded at the receiver. The BER is measured at different values of signal to noise ratio (SNR), denoted by Eb/N0, representing the ratio of the energy of the transmitted message bit and the power spectral density of channel noise [5] . Generally, a higher BER is measured at lower SNR levels.
A. Multi-user Digital Communication System
A general multi-user digital communication system based on CDMA principles is shown in Fig. 1 . Each user's information, represented by a sequence of message symbols, m n , is encoded with a unique 'pseudo-noise' basis signal, φ n (t), corresponding to the spreading code of a CDMA system [5] . The spreading sequence bit rate is higher than the user data bit rate, so that several samples of the basis signal are modulated by each message symbol. The number of spreading sequence samples per message symbol is termed the spreading factor [3] . The composite N-user signal passes through an analog communication channel where it is corrupted by background noise w(t), which is additive, white and Gaussian. The individual signals are separated at the receiver using correlation, by exploiting the orthogonality property of the basis signals used. Namely, two orthogonal basis signals will have a crosscorrelation product of zero. Thus with proper synchronisation, correlating the composite received signal, x(t), with a user's unique basis signal will recover that user's original message, without interference from the other users' signals. In practice, imperfect orthogonality of the basis signals results in some degree of mutual interference among the users, termed multiple access interference [5] . Based on the output of the m1
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correlator, the threshold decision circuit finally makes an estimate, m n ', of each original transmitted message symbol.
B. Chaos-based Communication System
Chaotic signals may be generated using a chaotic map, which is a recursive discrete-time representation of the chaotic system. An example is the Logistic map,
The property of sensitivity to initial conditions means that (1) will produce entirely different signals by altering slightly the initial condition (X 0 ) used to start the chaotic sequence. It should also be noted that these signals are bounded between 1 and -1.
Due to their random-like structure, chaotic signals have impulse-like auto-correlation functions, and very low-valued cross-correlation functions. Both of these properties are crucial when considering the operation of the correlation receiver ( Fig. 1 ) with chaotic sequences being used as quasi-orthogonal basis signals.
Several different methods have been proposed for encoding digital information with chaotic basis signals. Among these is chaos shift keying (CSK), which maps different digital symbols to different chaotic basis signals, requiring two chaotic signal generators per user in the transmitter [3] .
The system presented in this paper uses the digital modulation method of chaotic phase shift keying (CPSK), as proposed by Sandhu and Berber in [4] . The performance of CPSK, in terms of system capacity and BER characteristics, has been shown to be superior to that of CSK [4] . In CPSK, a single chaotic sequence is used as the information carrier, requiring only one chaotic sequence generator per user. The chaotic basis signal, φ n (t), is modulated by message symbols of Polar Non-Return to Zero (NRZ) encoding (+1 or -1). Thus, the resulting CPSK signal at the output of the transmitter for the n th user alternates between φ n (t), or the inverted version of φ n (t), respectively. Namely, either the chaotic carrier itself, or the inverted version of it is sent for the duration of transmitting a single message symbol. The theoretical expression for the probability of error of the CPSK scheme [4] is given by
, (2) where erfc( ) is the complementary error function, SF is the spreading factor, and N is the number of users inside the system.
III. HARDWARE IMPLEMENTATION OF THE CHAOTIC COMMUNICATION SYSTEM IN DSP
The limited precision number representation inherent in a hardware platform such as DSP means that the chaotic samples will be rounded or truncated as they are generated. This loss of infinite precision means that any chaotic sequence generated will eventually have to repeat itself, becoming periodic, thus losing its favourable quasi-random property.
Furthermore, the real-time hardware environment imposes bit rate and capacity limits on the multi-user CPSK system, since only a finite number of operations can be performed in a given time period.
The existing DSP implementations of chaotic communication systems to be found in the literature principally concern themselves with rather basic issues. Several such 'proof-of-concept' implementations have been reported [6] , [7] . Other implementations served to verify the theoretical properties of chaotic signals [8] , or to demonstrate the virtues of a digital (over analog) implementation of a chaotic communication system [9] , [10] . All of these only implement a single user system, with no BER characteristics reported.
Furthermore, the implementations were reported in the period of 1996 to 2001, and thus used significantly slower DSP processors and made the choice of fixed-point DSP implementation due to (now largely irrelevant) cost constraints.
The DSP processor chosen for the implementation of the CPSK multi-user communication system is the ADSP-TS201S TigerSHARC 32-bit floating-point processor from Analog Devices. The word-length of 32 bits was chosen to provide sufficient precision for chaotic sample generation while accommodating multiple users. A floating-point processor was chosen because it can accommodate a wide dynamic range, as required in order to implement both a chaotic and noise generator in DSP. Arithmetic operations are typically faster using a fixed-point (rather than floating-point) number representation. However, fixed-point processors allow either an entirely fractional or an entirely integer number representation. Thus, extra scaling operations would be required at each step of generating signals, negating any anticipated speed gain that would have been obtained by using the fixed-point format.
Furthermore, maximising the capacity of the CPSK system requires as fast as possible a processor. TigerSHARC has the fastest execution speed among competing DSP processors, with a processor clock speed of 600MHz and being capable of performing 2400MIPS, 3600MFLOPS, and 1200MMACS.
This prototype was developed using the TS201S EZ-KIT Lite evaluation board for the TigerSHARC processor in conjunction with the VisualDSP++ development environment. The functionality of the CPSK system was specified in software written in the high-level C language and transferred to the processor's assembly language using VisualDSP++. Loading the executable code onto the DSP, debugging the software and running the required simulations was enabled by communication between VisualDSP++ on a PC and the evaluation board.
IV. CPSK TRANSCEIVER DESIGN
The multi-user CPSK system, as represented by Fig. 1 , was implemented in DSP as shown in the functional block diagram of Fig. 2 . It should be noted that while the synchronisation block of Fig. 1 is crucial for a practical system, it was not a part of this implementation; proper synchronisation at the receiver was assumed (artificially arranged).
For the purpose of BER measurement, the analog communication channel is simulated inside the DSP using the AWGN generator. Therefore, Fig. 2 was implemented on a single DSP chip.
MULTI-USER CPSK SYSTEM
The functional blocks in the system diagram of Fig. 2 are implemented modularly as separate functions in the C language description of the system. The Polar NRZ encoder converts the user message (1,0) into the required format (1, -1) for input to the modulator block, which is simply a multiplier. Similarly, the additive channel simply sums its input signals. Each individual user's message must modulate a different chaotic sequence produced from a unique initial condition (IC). The same IC must be used at the receiver to recover that message. The noise is added to the composite transmitted signal, while each correlator processes the composite received signal.
The chaotic generator block is based on the Logistic map of (1). Chaotic sequences generated on the DSP from 1000 different initial conditions were examined. A periodicity of 2240 samples was almost invariably observed. This is caused by each of the sequences eventually striking the particular value of 0.9996157. Following this, each chaotic sequence enters into the same 2240-sample long repeating pattern. The length of the unique sequence generated before this pattern is reached was also of interest. It was observed that over a quarter of the initial conditions investigated produce a unique sequence of over 5800 samples in length, with the longest of these containing 8275 samples.
To ensure good correlation properties, each chaotic sequence used must be unique. However due to the limited precision of the DSP, chaotic sequences generated from unique initial conditions eventually all turn into the identical repeating sequence. In order to prevent this, the chaotic generator is periodically re-initialised with the initial condition. This occurs just before the repeating pattern would otherwise have been entered into.
Thus, the chaotic generator operates by assigning each user a different IC and the accompanying unique sequence length. These are provided from a list available at both the transmitter and receiver. This list was compiled from the 256 initial conditions yielding the longest unique sequence lengths.
The operation of the correlator block consists of multiplying the received signal with the locally generated chaotic sequence, sample by sample, and computing a cumulative sum of these multiplication results for the number of samples equal to the spreading factor. As the original message symbols are either 1 or -1, the output of the correlator over a single transmitted symbol period will either be a large positive or a large negative value, respectively. Therefore to determine a best estimate of the transmitted message bit, the decision circuit block compares the output of the correlator with a zero threshold.
V. CPSK SYSTEM TESTING
The transceiver prototype was tested by using a 511-bit pseudo-random test pattern implemented using a 9-stage shift register, as specified by the International Telecommunications Union (ITU) for error performance measurements of digital systems [11] . The test bit generator block (Fig. 2) generates each user's message by assigning one bit from this sequence to each user in turn. The identical test bit generator is available to the BER calculator, for comparison against the recovered messages.
The AWGN generator was implemented in DSP using a combination of the Box-Muller and CLT (central limit theorem) methods [12] . The BoxMuller method generates a random sample n of the Gaussian random variable N(0,1) from two independent samples x 1 and x 2 of a random variable uniformly distributed over [0,1], as given by
Several values of n are then summed according to the CLT to produce a single Gaussian noise sample. The DSP implementation uses two accumulations of n, which is obtained by directly computing (3) . The random samples x 1 and x 2 are generated by the rand( ) function in C.
The statistical characteristics of the noise generator have been confirmed to be satisfactory by generating 10 9 noise samples and examining the resulting distribution up to 4σ. The average relative error from the ideal Gaussian distribution is 0.2%, with a maximum relative error of 1.4% at 3.52σ. The flatness of the power spectral density of the generated noise samples was also confirmed by performing the FFT (fast Fourier transform) on the auto-correlation function of 8190 noise samples.
In quantifying the reliability of a digital system, the length of the test sequence used in measurement must be sufficient to produce reliable BER results at each of a number of E b /N 0 ratios. The lower the expected BER value is, the longer the test sequence must be.
The lengths of test sequences required for an accurate BER measurement of this system were determined using the technique proposed by Berber in [13] , called the controlled accuracy (CA) technique based on the transformed Monte Carlo (TMC) method. The accuracy of the measurement is specified by
where S gives the probability that the true BER value p will lie within the measured BER value , and k determines the width of the confidence interval. The number of samples in the test sequence, r, is then determined using
The BER measurements performed on the CPSK system are within 10% of the true probability of error, with 99% certainty (S=0.99, k=0.1). In the case of a BER measurement being made which fell outside the specified confidence interval, the length of the test sequence was recalculated with the measured BER serving as the new value of , and the measurement was repeated.
Measurements were also made to estimate the speed of the transmitter and receiver modules of the multi-user CPSK system. By counting the number of clock cycles needed to send or receive a 10 6 -bit long message consisting of all 1's, an estimate of the user data rate was obtained using 
VI. RESULTS OF PERFORMANCE ANALYSIS
A. BER Measurement Results
The BER of the CPSK system prototype was measured in the presence of AWGN at the Eb/N0 levels of -3dB to 8dB. Simulations were carried out to investigate the effect of varying the spreading factor and the number of users on the BER performance of the prototype. All of the BER results presented here are benchmarked against those of a BPSK (binary phase shift keying) system. It should be noted that the error bars in the following BER plots represent a measurement accuracy of ±10%. The theoretical CPSK results given by (2) are also shown for comparison.
The results of the spreading factor investigation are presented in Fig. 3 . This is a BER plot for a four-user CPSK system using the spreading factors of 32, 64, 100 and 128. The BER reduces as the spreading factor is increased. However, a higher spreading factor means it takes longer to send a single message bit. A spreading factor of 100 achieves a significant improvement in BER compared with spreading factors of 32 and 64.
The continued improvement in BER with a spreading factor of 128 is considered to be insufficient to warrant the resulting 20% decrease in data rate. Thus, a spreading factor of 100 was found to achieve the best compromise between BER performance and speed. The BER performance of the multi-user CPSK system for different numbers of users is shown in Fig. 4 . A spreading factor of 100 was used in these simulations, for the reasons outlined above. The effect of inter-user interference can be seen in the increasing BER for an increasing number of users in the system.
The BER measurement results for the prototype CPSK system match the theoretical CPSK results very well. Therefore, the hardware effects of the TigerSHARC DSP platform have a negligible impact on the BER performance of the CPSK system.
It should be noted that in some instances the BER results for the CPSK prototype appear to perform better than the theoretical CPSK results presented (Fig. 3, 4 ). This is due to the fact that the theoretical curves shown in these figures are based on analytical formulas which are Gaussian approximations [14] . The discrepancy between these Gaussian approximation curves and the true theoretical BER values is most pronounced for a low spreading factor (Fig. 3) and a low number of users (Fig. 4) . A more rigorous technique [14] for deriving the theoretical BER of CPSK involves considering the exact probability distribution of the chaotic signal. This technique yields a more accurate prediction of the BER, which very closely agrees with the measurements obtained for the CPSK prototype.
B. Image Transmission Results
The results of image transmission shown in Fig. 5 further illustrate the effects of AWGN and inter-user interference on the reliability of the CPSK system.
The original image at the transmitter is shown in the top left corner. As predicted by the BER results, the quality of the recovered image degrades as both the level of the noise and the number of users in the system increase. 
C. Speed Estimation Results
The maximum bit rates per user measured for the CPSK prototype at the transmitter and receiver are shown in Fig. 6 . The spreading factor of 64 was used to comply with the IS-95 CDMA standard [15] . Due to the limited parallelism implemented by the DSP platform, the bit rate per user decreases as more users are added to the system. Furthermore, the receiver achieves lower data rates compared with the transmitter. This is caused by the large amount of processing required to 'simultaneously' perform multiple correlations at the receiver. The prototype can support 1 user at a data rate of 19.2 kb/s required by the IS-95 cellular system [15] .
Many users can be supported at lower data rates, which may be suitable for an application such as wireless sensor networks [16] . For example, 32 users can be supported at the transmitter at the data rate of 1.6 kb/s. 
D. CPSK Signal in the Time Domain and the
Frequency Domain To confirm the physical structure of the CPSK signal produced by the prototype, it was observed in the time and frequency domains.
The oscilloscope traces of a single user CPSK signal are shown in Fig. 7 . Prior to being viewed on an oscilloscope, the digital CPSK signal inside the TigerSHARC DSP was converted to an analog signal via the 24-bit DAC on the EZ-KIT Lite evaluation board.
The highly complex and random-like structure of the CPSK signal in the time domain is evident from Fig. 7(a) . Additionally, the inherently wideband nature of the chaotic signal can be observed from the frequency domain CPSK signal trace of Fig. 7(b) . 
VII. CONCLUSIONS
The design and testing of a multi-user CPSK system implemented on a 32-bit floating-point TigerSHARC DSP were presented in this paper. The prototype was developed using the high-level C language and tested on the target DSP using the TS201S EZ-KIT Lite evaluation board from Analog Devices.
The periodicity of the chaotic sequences generated by the prototype ranges from 5800 to The results of BER measurements on the prototype in the presence of AWGN match the theoretical results for CPSK very well. From this, we may conclude that the limited precision number representation of the DSP hardware platform has a negligible impact on the BER performance of the multi-user prototype system.
The speed of the DSP platform limits the capacity of the system to supporting one user at the data rates required by the cellular CDMA IS-95 standard.
This is due to the limited concurrency inherent in the DSP platform. Therefore, the current implementation is not fast enough to be suitable for implementing a complete cellular CDMA system. However, the increased security and system capacity offered by chaotic spreading sequences remains an important advantage of CPSK. Therefore, given the fact that processor speed is continually improving, the CPSK scheme is a promising and viable CDMA option for the future.
Proposed future work in developing a practical CPSK system includes the implementation of a synchronisation block and the addition of the required RF elements to the transceiver to enable wireless transmission. This DSP implementation should also be compared with one on an FPGA platform. Ideally, there may be a way to combine the advantages of the two hardware platforms in a 'hybrid' implementation of the CPSK multi-user system.
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